# Lattice Timing Training LATTICE DIANOND DESIGN SOFTWARE

AGENDA



- Constraints
  - Setup and hold time concept.
  - Frequency constraint.
  - Input setup constraint.
  - Clock to out constraint.
  - Max delay constraint.
  - Multi cycle constraint.
  - Block constraint.
- Coding style
- Methods of timing closure.

#### SETUP AND HOLD TIME CONCEPT





Note: Two description:

- 1. Register need mini setup time and mini hold time.
- 2. Provide how many setup time and hold time for register.

#### **FREQUENCY CONSTRAINT**





- Source clock delay(SCLKT) = 2ns.
- Clock to out(CTO) = 0.5 ns.
- Data delay(DT) = 8 ns.
- Destination clock delay(DCLKT) = 4 ns
- Mini setup time(ST)(FF require) = 0.2 ns.
- Clock period(T) = 10 ns.
- Mini hold time(HT) = 0 ns.
- Clock skew = SCLKT DCLKT = -2ns.

Calculate: Setup time and Hold time of FF\_D.

Setup time = T - Skew -(CTO+DT)= 10-(-2) -(0.5+8) = 3.5 ns.

```
Hold time = T - Setup time
= T- (T - Skew -(CTO+DT))
= Skew + (CTO+DT)
= -2+(0.5+8) = 6.5 ns.
```

#### TIMING WAVE





# CALCULATE FMAX





ST = T - Skew –(CTO+DT)	Example:
T = ST + Skew + (CTO+DT) = Mini setup time + Skew + Clock to out + Data delay.	0.2 = T - 2 - (0.5+8) T = 0.2 + (-2) + (0.5+8) = 6.7ns FMAX = 1/T = 1/6.7 = 149 MHz.
FMAX = 1/T.	

# ADD FREQUENCY CONSTRAINT



File Edit View Project Design Process Tools Window Help   Image: Strategies   File List   Image: Strategies	🤣 Lattice Diamond - Spreadsheet View		אל PERIOD/FREQUENCY Preference	<u>e 23</u>
<ul> <li>Strategies</li> <li>Area</li> <li>I/O Assistant</li> <li>Quick</li> <li>Timing</li> <li>Strategy1</li> <li>Input Files</li> <li>In</li></ul>	File       Edit       View       Project       Design       Process       Tools       W            •          •          •	indow Help Image       Image       Image       Image       Image         Image       Image       Image       Image       Image       Image         Image       Image       Image       Image       Image       Image       Image         Image	Type PERIOD FREQUENCY Second Type None Available Clock Nets: LVDS_7_to_1_RX_u/LVDS_71_Rx/ clk_150 Clk_150_90 clk_75 clk_75 clk_75	B ×
Frequer Hold Ma Hol	<ul> <li>Strategies</li> <li>Area</li> <li>I/O Assistant</li> <li>Quick</li> <li>Timing</li> <li>Strategy1</li> </ul>	BLOCK FREQUENCY FREQUENCY NET "LVDS Frequer Hold Ma PAR_AC NET "LVDS	<pre>     Net     Port     Filter     Frequency: 150     MHz     Hold margin: 0     ns</pre>	E
File … Pro… HierarchyPost Synthesis Resou… 😵 ck Resource – Route Priority – Cell Mapping – Global Preferences – Timing Preferences – 🖬 🕨	<ul> <li>Input Files</li> <li>/src/xo3_71_rx/word_align_ctl_xo3.v</li> <li>/src/xo3 71 rx/bit align_ctl_xo3.v</li> <li>File ··· Pro··· HierarchyPost Synthesis Resou···</li> </ul>	Frequer Hold Ma PAR_AC	PAR_ADJ: 5 OK Cancel Help te Priority Cell Mapping Global Preferences Timing Preferen	aces

> prj\_project open "D:/diamond\_training/Demo/tcon\_4k\_v28/par/tcon\_4k.ldf"

Click Spreadsheet > Click Timing preferences > Period/frequency >

After click OK button, the preference will be added in LPF file. Such as:

FREQUENCY NET "clk\_150" 150.000000 MHz PAR\_ADJ 5.000000 ;

# **CHECK TRACE REPORT**





- Timing errors report how many paths can't meet timing constraint.
- Score is smaller, timing is better, if all timing meet, the score is zero.

# **SETUP TIME REPORT**





- Trace report is txt file, expanded-name is twr.
- Red line mean timing can't be meet.

## **SETUP TIME REPORT**



Preference: FREQUENCY NET "clk\_150" 150.000000 MHz PAR\_ADJ 5.000000 ; 4096 items scored, 39 timing errors detected.

Error: The following path exceeds requirements by 0.823ns

Logical Details:	Cell type	Pin type	Cell/ASIC name (clo	ck net +/-)
Source: Destination:	FF FF	Q Data in	tcon_sub_u/hs_cnt[6] tcon_sub_u_gckio (t	(from clk_150 +) o clk_150 +)
Delay:	7.467	ns (26.8% lo	gic, 73.2% route), 5 lo	gic levels.

Constraint Details:

```
7.467ns physical path delay tcon_sub_u/SLICE_80 to gck_MGIOL exceeds
6.667ns delay constraint less
-0.098ns skew and
0.121ns DO SET requirement (totaling 6.644ns) by 0.823ns
```

Skew = Source Clock Delay - Destination Clock Delay = 1.560 - 1.658 = -0.098ns. 6.667(T)-(-0.098)(skew)-0.121(Mini set time) = 6.644ns.(Be allowed max data delay) 7.467 - 6.664 = 0.823ns. (Exceed time)



Physical Path Details:

Data path tcon\_sub\_u/SLICE\_80 to gck\_MGIOL:

Name	Fanout	Delay	(ns)	Site		Resource
REG_DEL		0.367	R12C15D.CLK	to	R12C15D.Q1	tcon_sub_u/SLICE_80 (from clk_150)
ROUTE	8	1.614	R12C15D.Q1	to	R12C8D.C1	tcon_sub_u/hs_cnt[6]
CTOF_DEL		0.408	R12C8D.C1	to	R12C8D.F1	SLICE_794
ROUTE	4	0.857	R12C8D.F1	to	R12C12D.D1	tcon_sub_u/N_24
CTOF_DEL		0.408	R12C12D.D1	to	R12C12D.F1	SLICE_797
ROUTE	1	0.351	R12C12D.F1	to	R12C12D.C0	tcon_sub_u/N_43
CTOF_DEL		0.408	R12C12D.C0	to	R12C12D.F0	SLICE_797
ROUTE	1	0.843	R12C12D.F0	to	R12C8D.D0	tcon_sub_u/gck5_i_3
CTOF_DEL		0.408	R12C8D.D0	to	R12C8D.F0	SLICE_794
ROUTE	1	1.803	R12C8D.F0	to	IOL_L24C.OPOS	tcon_sub_u.N_433_i (to clk_150)
	-	7.467	(26.8% logic	, 73	.2% route), 5 1	logic levels.

Data delay = Logic delay + Routing delay



Clock Skew Details:

Source Clock Path txpll\_u/PLLInst\_0 to tcon\_sub\_u/SLICE\_80:

Name	Fanout	Delay	(ns)		Site			Resou	irce
ROUTE	605	1.560	RPL	L.CLKOP	to	R12C15D.	CLK	clk_1	.50
		1.560	(0.0%	logic,	100.0%	route),	0 3	logic	levels.

Destination Clock Path txpll\_u/PLLInst\_0 to gck\_MGIOL:

Name	Fanout	Delay	(ns)		Site			Resou	irce
ROUTE	605	1.658	RPL	L.CLKOP	to I	OL_L24C.	CLK	clk_1	150
	-								
		1.658	(0.0%	logic,	100.0%	route),	0	logic	levels

Warning: 133.511MHz is the maximum frequency for this preference.

T = ST + Skew + (CTO+DT) = 0.121 + (-0.098) + 7.467 = 7.49ns.

FMAX = 1/T = 1/7.49 = 133.511MHz.

## HOLD TIME REPORT



```
Preference: FREQUENCY NET "clk 150" 150.000000 MHz PAR ADJ 5.000000 ;
           4096 items scored, 0 timing errors detected.
Passed: The following path meets requirements by 0.296ns
Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-)
           FF
  Source:
                                          rd addr[0] (from clk 150 +)
                             Q.
  Destination: PDPW8KC
                                        linebuf u2/linebuf 0 0 2(ASIC) (to clk 150 +)
                            Port
  Delay:
                       0.422ns (31.5% logic, 68.5% route), 1 logic levels.
 Constraint Details:
     0.422ns physical path delay SLICE 0 to linebuf u2/linebuf 0 0 2 meets
     0.072ns ADDR HLD and
     0.000ns delay constraint less
    -0.054ns skew requirement (totaling 0.126ns) by 0.296ns
```

Hold time = Skew + (CTO+DT).

CTO+DT = Mini hold time - Skew = 0.072 - (-0.054) = 0.126ns. (Be allowed mini data delay).

0.422 - 0.126 = 0.296 ns.

# **INPUT SETUP CONSTRAINT**





Input delay + input setup = T

# **ADD INPUT SETUP CONSTRAINT**

![](_page_14_Picture_1.jpeg)

Click Spreadsheet > Click Timing preferences > input setup/clock to out > INPUT\_SETUP PORT "test\_in\_pin[7]" 5.000000 ns HOLD 5.000000 ns CLKPORT "rclk\_in" ;

### **SETUP TIME REPORT**

![](_page_15_Picture_1.jpeg)

Preference: INPUT\_SETUP PORT "test\_in\_pin[7]" 5.000000 ns HOLD 5.000000 ns CLKPORT "rclk\_in" ; Setup Analysis. 1 item scored, 0 timing errors detected.

\_\_\_\_\_

Passed: The following path meets requirements by 5.373ns Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-) Source: Port Pad test in pin[7] test in reg Oio[7] (to rclk in c +) Destination: FF Data in Max Data Path Delay: 2.327ns (59.0% logic, 41.0% route), 1 logic levels. Min Clock Path Delay: 2.958ns (36.7% logic, 63.3% route), 1 logic levels. Constraint Details: 2.327ns delay test in pin[7] to SLICE 1097 less 5.000ns offset test in pin[7] to rclk in (totaling -2.673ns) meets 2.958ns delay rclk in to SLICE 1097 less

0.258ns M\_SET requirement (totaling 2.700ns) by 5.373ns

Clock delay – Mini setup time = 2.958 - 0.258 = 2.7ns (Be allowed mini data delay). Data delay - Offset = 2.327 - 5 = -2.673ns (Totaling data delay). 2.7 - (-2.673) = 5.373ns.

# HOLD TIME REPORT

![](_page_16_Picture_1.jpeg)

```
Preference: INPUT SETUP PORT "test in pin[7]" 5.000000 ns HOLD 5.000000 ns CLKPORT "rclk in" ;
          1 item scored, 0 timing errors detected.
                                     ______
Passed: The following path meets requirements by 4.436ns
Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-)
           Port Pad test in pin[7]
  Source:
  Destination: FF Data in test in reg Oio[7] (to rclk in c +)
  Min Data Path Delay: 0.816ns (58.6% logic, 41.4% route), 1 logic levels.
  Max Clock Path Delay: 1.399ns (38.1% logic, 61.9% route), 1 logic levels.
 Constraint Details:
     0.816ns delay test in pin[7] to SLICE 1097 plus
     5.000ns hold offset test_in_pin[7] to rclk_in (totaling 5.816ns) meets
     1.399ns delay rclk in to SLICE 1097 plus
    -0.019ns M HLD requirement (totaling 1.380ns) by 4.436ns
```

Clock delay + Mini hold time = 1.399 + (-0.019) = 1.38ns (Be allowed mini data delay).

Data delay + Hold offset = 0.816 + 5 = 5.816ns.

5.816 - 1.38 = 4.436ns.

#### **CLOCK TO OUT**

![](_page_17_Picture_1.jpeg)

![](_page_17_Figure_2.jpeg)

Clock to out + Output delay = T

# ADD CLOCK TO OUT CONSTRAINT

![](_page_18_Picture_1.jpeg)

🔅 Lattice Diamond - Spreadsheet View * 💶 🖉 🖉					
File Edit View Project Design Process Tools Window Help				▲ 塩油 上住	
2 • 🖻 • 🗐 🖨 🖨 🕼 🗠 🗴 🖧 🖍 🖉 • 🖬 🐺 🔍 🔍	1 Q   📰 🔝   D 🗗 🦉				
127 🛱 🛱 😫 😫 % 🕸 🖼 🍇 🏦 😫 🤮 🗄 🔕 <	> 🖪 🎲 🈕 🗄 🖪 🗖	INPUT_SETUP/CLOCK	TO_OUT Preference	8 ×	
Process	🗗 🗙 📢 S-	Тите			
🔺 💜 Synthesize Design	^ P	.,pe	Available Output Ports:	Clock Ports/Nets:	
💜 Synplify Pro	S. 1	SETUP	gy off	rclk in	
💜 Translate Design	ារ	CLOCK_TO_OVT		LVDS 7 to 1 RX u/LVD	
🔺 💜 Map Design	<b>1</b>	Second Type	— 0.2-10	LVDS 7 to 1 RX u/LVD	
🔲 🦈 Map Trace			m1	4 III b	
🔲 🦈 Verilog Simulation File	يجو ال	O All ports	test out pin[7]		
🔲 🦈 VHDL Simulation File	<u> </u>	Individual ports	test out pin[6]	Trclk_in 🛛	
🔺 💜 Place & Route Design	Ξ 🎽	🔘 Group	test out pin[5]		
📝 💜 Place & Route Trace		<b>a</b>	test out pin[4]	- Clock Out Ports:	
📝 💜 I/O Timing Analysis	<b>1</b>	Uutput delay	tort out pip[2]		
🔺 🦈 Export Files		PLL phase back	▼ test_out_pin[4] 🛛	Ivdata0[5]	
🔲 🦈 IBIS Model				Ivdata0[4]	
🔲 🥏 Verilog Simulation File		( (	Time 5,000000	Vdata0[3]	
🔲 🥏 VHDL Simulation File			11me: 5.000000 hs	Ivdata0[2]	
📝 🥏 Bitstream File	<b>4</b> ↓ ▲		Min time: 3.000000 ns	<b>T</b> Filter	
V Z JEDEC File			Clock offset: 0.000000		Pare
File List Process HierarchyFost Map Resources	\$ end				TTEL
Output			From Cell 💌 <empty></empty>	Clear	
Finish loading logical design information				date Cancel Help	
Loading physical design information					

Loading design for application from file D:/diamond\_training/Demo/tcon\_4k\_v28/par/impl1/tcon\_4k\_impl1.ncd. Design name: tcon\_top NCD version: 3.3 Vendor: LITICF

Click Spreadsheet > Click Timing preferences > input setup/clock to out >

CLOCK\_TO\_OUT PORT "test\_out\_pin[4]" 5.000000 ns MIN 3.000000 ns CLKPORT "rclk\_in";

#### **SETUP TIME REPORT**

![](_page_19_Picture_1.jpeg)

Preference: CLOCK\_TO\_OUT PORT "test\_out\_pin[4]" 5.000000 ns MIN 3.000000 ns CLKPORT "rclk\_in" ; Setup Analysis.
 1 item scored, 1 timing error detected.

\_\_\_\_\_

Error: The following path exceeds requirements by 2.229ns
Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-)
Source: FF Q test\_out\_reg[4]\$r3 (from rclk\_in\_c +)
Destination: Port Pad test\_out\_pin[4]
Data Path Delay: 3.984ns (98.9% logic, 1.1% route), 2 logic levels.
Clock Path Delay: 3.245ns (34.6% logic, 65.4% route), 1 logic levels.
Constraint Details:
 3.245ns delay rclk\_in to test\_out\_pin[4]\_MGIOL and
 3.984ns delay test\_out\_pin[4]\_MGIOL to test\_out\_pin[4] (totaling 7.229ns) exceeds
 5.000ns offset rclk\_in to test\_out\_pin[4] by 2.229ns

Clock delay + Data delay = 3.245 + 3.984 = 7.229ns.

7.229 - 5 = 2.229ns.

#### HOLD TIME REPORT

![](_page_20_Picture_1.jpeg)

Preference: CLOCK\_TO\_OUT PORT "test\_out\_pin[4]" 5.000000 ns MIN 3.000000 ns CLKPORT "rclk\_in" ;
 1 item scored, 1 timing error detected.

\_\_\_\_\_

Error: The following path exceeds requirements by 0.443ns Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-) Source: FF Q test\_out\_reg[4]\$r3 (from rclk\_in\_c +) Destination: Port Pad test\_out\_pin[4] Data Path Delay: 1.278ns (99.1% logic, 0.9% route), 2 logic levels. Clock Path Delay: 1.279ns (36.5% logic, 63.5% route), 1 logic levels. Constraint Details: 1.279ns delay rclk in to test out pin[4] MGIOL and

1.278ns delay test\_out\_pin[4]\_MGIOL to test\_out\_pin[4] (totaling 2.557ns) exceeds 3.000ns hold offset rclk\_in to test\_out\_pin[4] by 0.443ns

Clock delay + data delay = 1.279 + 1.278 = 2.557ns. 2.557 - 3 = -0.443ns.

![](_page_21_Picture_1.jpeg)

![](_page_21_Figure_2.jpeg)

- When a net is specified, the maximum delay constraint applies to all driver-to-load connections on the net.
- When a path is specified, the delay value is the constraint for the path including net and component delays as defined by the path spec rules.

#### **ADD MAXDELAY CONSTRAINT**

![](_page_22_Picture_1.jpeg)

File Edit View Project Design Process Tools Window Help   File Edit View Project Design Frocess Frocess Frocess File Edit View Project Design Start Page For Start Page<	🛷 Lattice Diamond - Spreadsheet View *		_	-	Read South St.			
Process   Process   ************************************	File Edit View Project Design Process Tools Window Help							▲ 施捜上传
Image:			2					
Process       Ø X       Start Fage X       Spreadsheet View + X       ton_4k.lpf X <ul> <li>Start Fage X</li> <li>Preference Value Preference Unit</li> <li>MAXDELAY Preference</li> <li>MAXDELAY Preference</li> <li>Start Fage X</li> <li>Start Fage X</li></ul>	i 🔗 🖻 🖨 😫 😫 👒 🥨 📓 📓 🎧 溜 😂 🚱 🗲 🔕 🥌 😕 🕴	Ē						
<ul> <li>V Synthesize Design</li> <li>V Synthesize Design</li> <li>Translate Design</li> <li>Map Trace</li> <li>Map Trace</li> <li>V Hollo Simulation File</li> <li>V Hollo Simulation File</li> <li>V Place &amp; Route Design</li> <li>V Place &amp; Route Design</li> <li>V Place &amp; Route Trace</li> <li>V To Timing Analysis</li> <li>Verilog Simulation File</li> <li>V Hollo Simulation File</li> <li>V Hollo Simulation File</li> <li>V VHOL Simulation File</li> <li>V Hollo Simulation File</li> <li>V VHOL Simulation File</li> <li>V VHOL Simulation File</li> <li>V Verilog Simulation File</li> <li>V Process Riverarchy-Post Synthesis Resources</li> <li>Output</li> </ul>	Process 🗗 🗙	P	St:	art Pa	ige 🗵 🛛 🧳 Spreadsheet View * 🗵	📝 tcon_4k. lpf 🖂		
Output	<ul> <li>Synthesize Design</li> <li>Synplify Pro</li> <li>Translate Design</li> <li>Map Design</li> <li>Map Trace</li> <li>Verilog Simulation File</li> <li>VHDL Simulation File</li> <li>VHDL Simulation File</li> <li>Place &amp; Route Design</li> <li>Place &amp; Route Trace</li> <li>Place &amp; Route Trace</li> <li>I/O Timing Analysis</li> <li>Export Files</li> <li>IBIS Model</li> <li>Verilog Simulation File</li> <li>VHDL Simulation File</li> <li>VHDL Simulation File</li> <li>Verilog Simulation File</li> <li>VHDL Simulation File</li> <li>VHDL Simulation File</li> <li>VHDL Simulation File</li> <li>VHDL Simulation File</li> <li>File List Process KierarchyPost Synthesis Resources</li> </ul>		Pre	CLC MU MA CLKS ; P	MaxDelay From: <path_elem> PORT To: <path_elem> PORT To: <path_elem> PORT © Time 3.000000 ns Update Cancel HIME Spec SKEWDIFF in Assignments Clock Resource Rou</path_elem></path_elem></path_elem>	Preference Value	Preference Unit ns ns pping Global Pref	ferences Timing Preferenc
	Output							

Writing 'tcon 4k impl1 ngd!

![](_page_22_Picture_4.jpeg)

#### **SETUP TIME REPORT**

![](_page_23_Picture_1.jpeg)

Preference: MAXDELAY FROM PORT "A" TO PORT "C" 3.000000 ns ; 1 item scored, 1 timing error detected.

Error: The following path exceeds requirements by 4.991ns

Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-)

Source: Port Pad A Destination: Port Pad C

Delay: 7.991ns (65.4% logic, 34.6% route), 3 logic levels.

Constraint Details:

7.991ns physical path delay A to C exceeds 3.000ns delay constraint by 4.991ns

Physical Path Details:

Data path A to C:

 Name
 Fanout
 Delay (ns)
 Site
 Resource

 PADI\_DEL
 -- 1.372
 N8.PAD to
 N8.PADDI A

 ROUTE
 1
 1.490
 N8.PADDI to
 R21C12C.C1 A\_c

 CTOF\_DEL
 -- 0.408
 R21C12C.C1 to
 R21C12C.F1 SLICE\_769

 ROUTE
 1
 1.273
 R21C12C.F1 to
 U5.PADDO C\_c

 DOPAD\_DEL
 -- 3.448
 U5.PADDO to
 U5.PAD C

 7.991
 (65.4% logic, 34.6% route), 3 logic levels.

Warning: 7.991ns is the maximum delay for this preference.

#### HOLD TIME REPORT

![](_page_24_Picture_1.jpeg)

Preference: CLOCK TO OUT PORT "test out pin[4]" 5.000000 ns MIN 3.000000 ns CLKPORT "rclk in" ; 1 item scored, 1 timing error detected. Error: The following path exceeds requirements by 0.386ns Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-) FF Source: test out reg[4] (from rclk in c +) Q Destination: Port Pad test out pin[4] Data Path Delay: 1.399ns (87.0% logic, 13.0% route), 2 logic levels. Clock Path Delay: 1.215ns (38.4% logic, 61.6% route), 1 logic levels. Constraint Details: 1.215ns delay rclk in to SLICE 123 and 1.399ns delay SLICE 123 to test out pin[4] (totaling 2.614ns) exceeds 3.000ns hold offset rclk in to test out pin[4] by 0.386ns Physical Path Details: Clock path rclk in to SLICE 123: Name Fanout Delay (ns) Site Resource PADI DEL ---0.467 V10.PAD to V10.PADDI rclk in ROUTE 38 0.748 V10.PADDI to R25C28C.CLK rclk in c 1.215 (38.4% logic, 61.6% route), 1 logic levels. Data path SLICE 123 to test out pin[4]: Name Fanout Delay (ns) Site Resource --- 0.133 R25C28C.CLK to R25C28C.Q1 SLICE\_123 (from rclk\_in\_c) REG DEL 2 0.182 R25C28C.Q1 to P11.PADD0 test cntf[12] ROUTE P11.PAD test\_out\_pin[4] --- 1.084 P11.PADDO to DOPAD DEL \_\_\_\_\_

1.399 (87.0% logic, 13.0% route), 2 logic levels.

Warning: 2.614ns is the maximum offset for this preference.

# MULTICYCLE

![](_page_25_Picture_1.jpeg)

![](_page_25_Figure_2.jpeg)

#### MULTICYCLE

![](_page_26_Picture_1.jpeg)

![](_page_26_Figure_2.jpeg)

Even CE is multi cycle, can't use multicycle constraint for case 3 and case 4.

# ADD MULTICYCLE CONSTRAINT

![](_page_27_Picture_1.jpeg)

V Lattice Diamond - Spreadsneet view	
File Edit View Project Design Process Tools Window Help	み 施捜上传
<u>^</u> • 🖄 • 🖯 🖨 🖶 🕼 🏾 🗴 🖒 f. 🛛 🖬 🖬 🔍 🔍 🔍 🗮 🖬 🖾	
💅 🗃 🖨 😫 🗄 🧐 🥨 📓 📓 😘 🕼 🖴 🌆 😂 🔕 🥌 🖓 🏸 🗄 🕼	
rocess &	🕼 Start Page 🗵 📝 txpll. v 🗵 🦉 tcon_top. v 🗵 🚀 Spreadsheet View 🗵 📝 tcon_4k. lpf 🗵
<ul> <li>Synthesize Design</li> <li>Synplify Pro</li> <li>Translate Design</li> <li>Map Design</li> <li>Vap Trace</li> <li>Verilog Simulation File</li> <li>VHDL Simulation File</li> <li>Verilog Route Design</li> <li>Verilog Route Trace</li> <li>V I/O Timing Analysis</li> <li>Export Files</li> <li>IBIS Model</li> <li>Verilog Simulation File</li> <li>VHDL Simulation File</li> <li>VHDL Simulation File</li> <li>VHDL Simulation File</li> <li>VERIC Simulation File</li> </ul>	Preference Name       Preference Value       Preference Unit <ul> <li>PORT "tes</li> <li>MULTICYCLE Preference</li> <li>Time</li> <li>Hold TI</li> <li>Clock C</li> <li>PLL Ph</li> <li>Sic Syn</li> </ul> <ul> <li>General</li> <li>Clock net to clock net</li> <li>Slow/Fast path exception</li> <li>MultiCycle</li> <li>From <ul> <li>(path_elem)</li> <li>CLKNET</li> <li>CLK</li> <li>Time S</li> <li>FROM CEL</li> <li>FROM CEL</li> <li>FROM POF</li> <li>CLKENNET</li> <li>Update</li> <li>Cancel</li> <li>Melp</li> </ul> </li> </ul>
File List Process MierarchyPost Map Resources	CLKSKEWDIFF ents Pin Assignments Clock Resource Route Priority Cell Mapping Global Preferences Timing Preferenc

Spreadsheet > Timing preferences > MULTICYCLE > MULTICYCLE FROM CLKNET "clk\_75" TO CLKNET "clk\_150" 2.000000 X ; MULTICYCLE FROM CELL "test1\_in\_reg\_0io[7]" CLKNET "clk\_75" TO CELL "test1\_out\_reg\_0io[7]" CLKNET "clk\_150" 2.000000 X ;

#### **SETUP TIME REPORT**

![](_page_28_Picture_1.jpeg)

Preference: MULTICYCLE FROM CLKNET "clk 75" TO CLKNET "clk 150" 2.000000 X ; 7 items scored, 0 timing errors detected. Passed: The following path meets requirements by 11.161ns Logical Details: Cell type Pin type Cell/ASIC name (clock net +/-) Source: Q test1\_in\_reg\_0io[1] (from clk\_75 +) FF Destination: FF Data in test1 out reg 0io[1] (to clk 150 +) 2.151ns (17.1% logic, 82.9% route), 1 logic levels. Delay: Constraint Details: 2.151ns physical path delay SLICE 59 to test1 out pin[1] MGIOL meets 13.334ns delay constraint less -0.099ns skew and 0.000ns feedback compensation and 0.121ns DO SET requirement (totaling 13.312ns) by 11.161ns

2T – Skew – Mini setup time = 13.334 – (-0.099) + 0.121 = 13.312ns(Be allowed max data delay).

13.312 – 2.151 = 11.161ns.

![](_page_29_Picture_1.jpeg)

- The following preference command blocks timing analysis on a net named n1:
  BLOCK NET n1;
- The following preference command blocks timing analysis on all asynchronous set/reset paths, through an asynchronous set/reset pin on a design component.
   BLOCK RESETPATHS:
- The following preference command blocks the path between two ports:
  BLOCK PATH FROM PORT "LOCAL\_CMD0" TO PORT "RAM\_RD";
- The following preference blocks specific inter clock domains between clock nets. All maximum frequency (fMAX) paths from clknet\_1 to clknet\_2 will be blocked from timing analysis.
  - BLOCK PATH FROM CLKNET "clknet\_1 " TO CLKNET "clknet\_2 ";
- The following preference blocks all paths involving data transfer between registers that are clocked by different clock nets—even when those clock nets are related.
  - BLOCK INTERCLOCKDOMAIN PATHS ;

![](_page_30_Picture_1.jpeg)

- 1. The top level should only contain instantiation statements to call all major blocks.
- 2. Keep related logic together in the same block.
- 3. Separate Logic with Different Optimization Goals.
- 4. The tri-state statement for all bidirectional ports should be written at the top-level module.
- 5. Maintain sub-blocks by registering all outputs.
- 6. Use case statement instead of If Else statement if it's possible.
- 7. Avoiding use Latches.
- 8. Memory and DSP with output register.
- 9. Pipelining long combination logic.
- **10.** For cross clock Domain signal, double register or use FIFO.

# **METHOD 1 OF TIMING CLOSURE**

![](_page_31_Picture_1.jpeg)

File       Edit       View       Project       Design       Process       Too         1	ols Window Help					● 施捜上 ? ■ ×
× Find: O Next O	Process		▼ Default			
⊿ impl1		Name	Type		Value	
4 🌗 Input Files	Translate Design		тле	Falca	value	
./src/xo3_71_rx/word_align_ctl_xo3	🖌 🧧 Map Design		T/F	Falco		
./src/xo3_71_rx/bit_align_ctl_xo3.v	🔚 Map Trace	Arrange VHDL Files	T/F	True		
a/src/xo3_71_rx/bus_sync.v	Place & Route Design	Clock Conversion	T/F	True False		=
/src/x03_/1_rx/LvD3_/_t0_1_KX_X0    /src/ip/X03_71RX/X03_71RX_v	Place & Route Trace	Command Line Options	Text			
./src/ip/oddrx1/oddrx1.v	Timing Simulation	Default Enum Encoding	List	Default		
./src/tcon_sub.v	Bitstream	Disable IO Insertion	T/F	False		
🖌/src/tcon_top.v	V. Distream	Export Diamond Settings to Symplify Pro GUI	List	No		
🔏/src/ip/linebuf/linebuf.v		FSM Compiler	T/F	True		
./src/ip/tx_pll/txpll.v		Fanout Guide	Num	1000		
File List Process HierarchyPost Map Resou		Force GSR	List	False		
Output		Frequency (MHz)	Num	150		
X Find:		Number of Critical Paths	Num			
The first of the f						
Starting: "prj_run Synthesis -impl imp Nothing is executed for the "Synthesis						
				OK	Cancel	pply Help

#### Close area priority and set suitable frequency.

# **METHOD 2 OF TIMING CLOSURE**

![](_page_32_Picture_1.jpeg)

Process	Place & Ro	ute Des	ion
<ul> <li>Synthesize Design</li> <li>Synplify Pro</li> </ul>	Disp	olay catalog:	All V Defa
LSE	Name	Туре	Value
📰 Translate Design	Ignore Preterence Errors	1/F	Irue
🔺 🔄 Map Design	Multi-Tasking Node List	File	
🔀 Map Trace	NCD Guide File	File	
4 📰 Place & Route Design	Path-based Placement	List	Off
📰 Place & Route Trace	Placement Effort Level [1-5]	Num	5
IO Timing Analysis	Placement Iteration Start Pt	Num	1
Eliming Simulation	Placement Iterations [0-100]	Num	10
Ja bistream	Placement Save Best Run [1-100]	Num	1
	Placement Sort Best Run	List	Worst Slack
	Remove previous design directory	T/F	True
	Routing Delay Reduction Passes [0-100]	Num	0
	Routing Passes [1-1000]	Num	6
	Routing Resource Optimization [0-6]	Num	0
	Routing method	List	NBR
	Run Placement Only	T/F	False
	Stop Once Timing is Met	T/F	False
	Specifies the cost table to use (from 1-	100) to begi	n the PAR run.

- Using Multiple Placement Iterations.
- Try to use Routing method: NBR or CDR.

## **METHOD 3 OF TIMING CLOSURE**

![](_page_33_Picture_1.jpeg)

Strategies - Strategy1			8
Description:			
Process	Мар	Design	
<ul> <li>Synthesize Design</li> <li>Synplify Pro</li> </ul>		Display cat	talog: All 🔻 Default
📰 LSE	Name	Туре	Value
📰 Translate Design	Command Line Options	Text	
4 🔀 Map Design	IO Registering	List	Both
Map Trace	Ignore Preference Errors	T/F	True
Place & Route Design           Place & Route Trace	Infer GSR	T/F	True
IO Timing Analysis	NCD Guide File	File	
Timing Simulation	Overmap device if design does not fit	T/F	False
📰 Bitstream	Pack Logic Block Util. [blank or 0 to 100]	Num	0
	Register Retiming	T/F	False
	Report Signal Cross Reference	T/F	False
	Report Symbol Cross Reference	T/F	False

Data path tcon\_sub\_u/SLICE\_80 to tp\_MGIOL:

Name	Fanout	Delay	(ns)	Site		Resource
REG_DEL		0.367	R15C18D.CLK	to	R15C18D.Q1	<pre>tcon_sub_u/SLICE_80 (from clk_150)</pre>
ROUTE	9	2.182	R15C18D.Q1	to	R18C17C.B1	tcon_sub_u/hs_cnt[6]
CTOF_DEL		0.408	R18C17C.B1	to	R18C17C.F1	SLICE_797
ROUTE	3	1.163	R18C17C.F1	to	R17C18B.D0	tcon_sub_u/N_23
CTOF_DEL		0.408	R17C18B.D0	to	R17C18B.F0	SLICE_831
ROUTE	1	0.588	R17C18B.F0	to	R17C17A.C0	tcon_sub_u/N_47
CTOF_DEL		0.408	R17C17A.C0	to	R17C17A.F0	SLICE_791
ROUTE	1 (	2.468	R17C17A.F0	to	IOL_L23A.OPOS	tcon_sub_u.N_9_i (to clk_150)

7.992 (19.9% logic, 80.1% route), 4 logic levels.

#### Using or not I/O register to improve I/O timing. output [15:0] q /\* synthesis syn\_useioff = 1\*/;

# **METHOD 4 OF TIMING CLOSURE**

**Synplify Pro** 

Туре

False

False

True

True

False

No

True

False

T/F

T/F

T/F

T/F

Text

List

T/F

T/F

List

Num

Num

Num

List

List

Cancel

OK

Display catalog: All

Name

Export Diamond Settings to Synplify Pro GUI List

Allow Duplicate Modules

Arrange VHDL Files

Command Line Options

Default Enum Encoding

Disable IO Insertion

FSM Compiler

nout Guid

Frequency (MHz)

Number of Critical Paths

Output Netlist Format

Pipelining and Retiming

logic will be duplicated.

Number of Start/End Points

Force GSR

Clock Conversion

Area

![](_page_34_Picture_1.jpeg)

OK

Cancel

Apply

Help

input [31: 0] data\_ in /\* synthesis syn\_ maxfan= 100 \*/; reg [31:0] data\_out /\* synthesis syn\_maxfan=10 \*/;

Strategies - Strategy1

Svnthesize Design

SE LSE

🔺 🔙 Map Design

SE Bitstream

📰 Synplify Pro

📰 Translate Design

📰 Map Trace

4 📰 Place & Route Design

📰 Timing Simulation

111

📰 Place & Route Trace

IO Timing Analysis

Description:

Process

# **METHOD 5 OF TIMING CLOSURE**

![](_page_35_Picture_1.jpeg)

🔅 Strategies - Strategy1				(v ×		👂 Strategies - Strategy1				? ×
Description:						Description:				_
Process	Synplify	7 Pro				Process		LSE		
<ul> <li>Synthesize Design</li> <li>Synplify Pro</li> </ul>	Display catalog: [All V] Default			Default	✓ ■ Synthesize Design Synplify Pro		Display catalog: All 🔻 Default			
SE LSE	Name	Туре	Value	*	• I	LSE	Name	Туре	Value	*
📰 Translate Design	Disable IO Insertion	T/F False			📰 Translate Design	Memory Initial Value File Search Path	Dir			
4 🔚 Map Design	Export Diamond Settings to Synplify Pro GUI	List	No			4 🔄 Map Design	Number of Critical Paths	Num	3	
🔚 Map Trace	FSM Compiler	T/F	True		.	Map Trace	- p		Balanced	
Place & Route Design	Fanout Guide	Num	1000	1000		4 🔄 Place & Route Design	Propagate Constants	T/F	True	
IO Timing Analysis	Force GSR	List	False			Place & Route Trace	RAM Style	List	Auto	
Timing Simulation	Frequency (MHz)	Num				IO Timing Analysis	ROM Style	List	Auto	
3 Bitstream	Number of Critical Paths	Num				Bitstream	Remove Duplicate Registers	T/F	True	
	Number of Start/End Points	Num				Distream	Remove LOC Properties	List	Off	
	Output Netlist Format	List	None Pipelining Only	E	-		Resolve Mixed Drivers	T/F	False	
	Pipelining and Retiming	List					Resource Sharing	T/F	True	
	Push Tristates	T/F	True				Target Frequency (MHz)	Num	200	
	Resolve Mixed Drivers	T/F	False				Use Carry Chain	T/F	True	=
	Resource Sharing	T/F	True		•		Use IO Insertion	T/F	True	
	Update Compile Point Timing Data	T/F	Fals				Use IO Registers	List	True	
	Use Clock Period for Unconstrained I/O	T/F	False		, I		Use LPF Created from SDC in Project	T/F	True	
	Use LPE Created from SDC in Project	T/F	T/F True				VHDL 2008	T/F	False Tr	Je 👻
	When this is set to True (default), the synt. techniques to optimize area.	hesis tool	uses resource sharin	ng			When this is set to True (default), t techniques to optimize area.	he synthes	is tool uses resource sha	ing
<b>x</b> (1) <b>F</b>	0K	Cancel	Apply	Help		< ►		OK	Cancel Apply	Help

![](_page_35_Figure_3.jpeg)

![](_page_36_Picture_1.jpeg)

Name	Fanout	Delay	(ns) Site	Resource
REG_DEL		0.367	R11C13A.CLK to	R11C13A.Q1 LVDS_7_to_1_RX_u/bit_aln_ctl_inst/SLICE_808 (from rx_sclk)
ROUTE	4	1.307	R11C13A.Q1 to	R11C13D.D0 LVDS_7_to_1_RX_u/bit_aln_ctl_inst/cur_stable_rxclk_word[1]
CTOF_DEL		0.408	R11C13D.D0 to	R11C13D.F0 LVDS_7_to_1_RX_u/bit_aln_ctl_inst/SLICE_786
ROUTE	1	1.840	R11C13D.F0 to	R11C13D.B1 LVDS_7_to_1_RX_u/bit_aln_ctl_inst/r_m1_e_1_1
CTOF_DEL		0.408	R11C13D.B1 to	R11C13D.F1 LVDS_7_to_1_RX_u/bit_aln_ctl_inst/SLICE_786
ROUTE	1	0.501	R11C13D.F1 to	R11C12B.D0 LVDS_7_to_1_RX_u/bit_aln_ctl_inst/r_m1_e_1
CTOF_DEL		0.408	R11C12B.D0 to	R11C12B.F0 SLICE_806
ROUTE	1	1.550	R11C12B.F0 to	R14C12A.C1 LVDS_7_to_1_RX_u/bit_aln_ctl_inst/r_N_3_mux
CTOF_DEL		0.408	R14C12A.C1 to	R14C12A.F1 SLICE_787
ROUTE	4	1.220	R14C12A.F1 to	R17C13D.CE LVDS_7_to_1_RX_u/bit_aln_ctl_inst/un1_dphase_cnt19_10_i (to rx_sclk)
	-			

8.417 (23.7% logic, 76.3% route), 5 logic levels.

reg [7:0] Dout /\* synthesis syn\_useenables = 0\*/;

![](_page_37_Picture_1.jpeg)

Name Fanout	Delay (ns)	Site	Resource
REG_DEL	0.243 R81	C10C.CLK to	R81C10C.Q1 U_top/module_A/submodule_B/SLICE_2
(from sys_clk)			
ROUTE 3	0.516 R81	C10C.Q1 to	R81C12D.D0 U_top/module_A/submodule_B/
col_count_4			
CTOF_DEL	0.147 R81	C12D.D0 to	R81C12D.F0 U_top/module_A/submodule_B/
SLICE_25670			
ROUTE 1	0.255 R81	C12D.F0 to	R81C12D.C1 U_top/module_A/submodule_B/
m27_e_s_10_1			
CTOF_DEL	- 0.147	R81C12D.C1	1 to R81C12D.F1 U_top/module_A/SLICE_25670
ROUTE	1 0.562	R81C12D.F1	1 to R81C14A.A1 U_top/module_A/m27_s_10_1
CTOF DEL	- 0.147	R81C14A.A1	1 to R81C14A.F1 U top/module_A/SLICE_9269
ROUTE	9 2.602	R81C14A.F1	1 to R57C49C.D1 N_150822
CTOF DEL	- 0.147	R57C49C.D1	1 to R57C49C.F1 SLICE 23827
ROUTE	1 1.949	R57C49C.F1	<pre>1 to R75C25C.M1 U_top_module_A_dout_9_0_i_4</pre>
(to sys_clk)			

6.715 (12.4% logic, 87.6% route), 5 logic levels.

module moduleA(CLK, A, B, Y)		
/* synthesis UGROUP="MODULE_/	۹"	*/;

Maybe you need move the PGROUP from \*.prffile.

GROUP name:	Col	or:		
LUTs:	REGs:	EBRS :		
	Region			
Anchor	Row: (2 - 2	25)	Column: (1	- 40)
0	Site 2		1	
	Height: (1	- 24)	Width: (1 -	- 40)
BBox	24		40	
vailable Instan	.ces:		Selected Instar	aces:
tcon_sub_u		<u> </u>		
tcon_sub_u/	GND			
tcon_sub_u/	VCC bdata0_eve[0]			
tcon sub u/	bdata0_eve[1]			
tcon_sub_u/	bdata0_eve[2]			
tcon_sub_u/	bdata0_eve[3]	<		
📑 tcon_sub_u/	bdata0_eve[4]			
📑 tcon_sub_u/	bdata0_eve[5]			
•		• «		

#### **METHOD 8 OF TIMING CLOSURE**

![](_page_38_Picture_1.jpeg)

Name	Fanout	Delay (ns)	Site	Re	source
REG_DEL		0.243	R51C141C.CLK to	R51C141C.Q0	SLICE_15 (from CLK_c)
ROUTE	12	0.760	R51C141C.Q0 to	R51C143A.A0	tmp1_0
CTOF_DEL		0.147	R51C143A.A0 to	R51C143A.F0	B_1_CR7_ram_0/SLICE_9
ROUTE	1	2.725	R75C143A.F0 to	R75C142C.B1	B_1_4
C1TOFCO_	DE	0.277	R75C142C.B1 to	R75C142C.FCO	SLICE_3
ROUTE	1	0.000	R75C142C.FCO to	R75C143A.FCI	Y_1_cry_4
FCITOF1_	DE	0.177	R75C143A.FCI to	R75C143A.F1	SLICE_4
ROUTE	1	0.811	R75C143A.F1 to	IOL_R52A.OPOSA	Y_1_6 (to CLK_c)

5.140(17.9% logic, 83.1% route), 4 logic levels.

```
reg [7:0] A_d1, A_d2, A_d3, A_d4 /* synthesis syn_srlstyle = "registers" */;
reg [7:0] B_d1, B_d2, B_d3, B_d4 /* synthesis syn_srlstyle = "registers" */;
always @(posedge CLK)
begin
        A d1 <= A;</pre>
```

Using Register instead of memory shift

end

B\_d1 <= B; A\_d2 <= A\_d1;

B\_d2 <= B\_d1; A\_d3 <= A\_d2; B\_d3 <= B\_d2; A\_d4 <= A\_d3; B\_d4 <= B\_d3;</pre>

![](_page_39_Picture_1.jpeg)

You can also LOCATE a given UGROUP at a particular site. The specified site can be a slice site or an EBR site. If you use a slice site, the slice name must end with the letter D. Example, LOCATE register "de\_pre2" to R10C8D: UGROUP "de\_pre2" BLKNAME tcon\_sub\_u/de\_pre2\_389; LOCATE UGROUP "de\_pre2" SITE "R10C8D" ;

![](_page_39_Figure_3.jpeg)

![](_page_40_Picture_1.jpeg)

# Modify source code!