14.2 EDK,AXI Ethenetlite v1.01.b  – 缓冲区始终由IP实例化-Xilinx-AMD社区-FPGA CPLD-ChipDebug