EDK 14.2  –  INSTANCE:axi_interconnect_2,PORT:S_AXI_AWUSER,CONNECTOR:axi_interconnect_2_S_AWUSER  – 分配给2位宽端口的4位宽连接器-Xilinx-AMD社区-FPGA CPLD-ChipDebug