LogiCORE IP串行RapidIO Gen2 v1.2  – 仿真时Idle_selected信号为Hi-Z-Xilinx-AMD社区-FPGA CPLD-ChipDebug