13.1 PlanAhead  –  [HDLCompilers 26]“”Line#找不到verilog包含文件’xxx.vh’-Xilinx-AMD社区-FPGA CPLD-ChipDebug