在Synplify Synthesis期间出现三态以太网MAC v5.1,v5.2,v5.3  –  address_decode.v错误-Altera-Intel社区-FPGA CPLD-ChipDebug