13.2 Verilog $ clog2函数实现不正确-Altera-Intel论坛-FPGA CPLD-ChipDebug