10.1 System Generator for DSP  – 当我尝试将System Generator模型导出为EDK的FSL PCore时,会出现以下消息:“运行xledkpostgen时出错”-Altera-Intel社区-FPGA CPLD-ChipDebug