8.2i EDK  – “错误:MDT  –  SS_T(uc_ctrl) –  c:\ project \ path \ system.mhs第220行–4位宽连接器与1位宽端口不匹配”-Altera-Intel社区-FPGA CPLD-ChipDebug