LogiCORE SPI-4.2(POS-PHY L4)v6.1  – 当我在Verilog演示测试平台上运行仿真时,报告了“#RStat Info:Sink is off frame。Expect TDat mismatches。”。-Altera-Intel社区-FPGA CPLD-ChipDebug