7.1i XST  – “错误:HDLC编译器:44  –  .v line xx阻止分配的非法左侧“-Altera-Intel社区-FPGA CPLD-ChipDebug