Core Generator生成的VP30(东侧)的LogiCORE SPI-4.2(POS-PHY L4)v6.0.1-RDClk_P引脚排列与SPW不同-Altera-Intel社区-FPGA CPLD-ChipDebug