8.1i / 7.1i仿真 –  DCM输出为“0”且DCM未锁定(UniSim和SimPrim VHDL型号)(DCM重置要求)-Altera-Intel社区-FPGA CPLD-ChipDebug