ALTERA FPGA QUARTUS编译错误“PLL clock not driven by a dedicated clock pin …”是什么原因？

使用QUARTUS进行编译的时候报这个错误，请问该怎么解决：

PLL clock not driven by a dedicated clock pin … To Ensure minimum jitter on memory interface colck outputs …