6.2 / 6.1 / 3.2 EDK,IPIF  – 无论C_INCLUDE_MIR值如何,都必须设置C_MIR_BASEADDR / HIGHADDR-Altera-Intel社区-FPGA CPLD-ChipDebug