5.2i MAP  – “错误LIT:48无法在块中找到库引脚I4”-Altera-Intel社区-FPGA CPLD-ChipDebug