lattice FPGA diamond和Matlab通信的接口是啥?

以下内容引自MATLAB官网，从上面看lattice跟matlab之间没有合作关系，也即lattice的diamond并不支持matlab.

HDL Coder™ and HDL Verifier™ accelerate the development of SoC and FPGA designs by helping you complete your work in days or weeks rather than in months. Additionally, HDL Coder integrates with SoC and FPGA design tools and IP from Xilinx®, Intel®, and Microsemi® to provide target-optimized implementations.

With HDL Coder and HDL Verifier, you can:

Model, simulate, and explore your algorithms in MATLAB® and Simulink®
Generate either target-independent or target-optimized HDL code
Program Xilinx, Intel, and Microsemi FPGAs and SoCs from MATLAB and Simulink
Verify your FPGA design against system-level specifications
You can also use HDL Coder and HDL Verifier to generate and verify target-independent Verilog or VHDL for your ASIC designs.