ERROR: Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but willcause router to crashXL_易灵思FPGA39天前更新110 原因：一般是整个工程没有时钟或者处理复位状态，程序被全部优化。
没有回复内容