Error : clk is placed at a peripheral GBUF location, but drives core logic block(s).XL_易灵思FPGA20天前发布20 clkout不能做为驱动内部逻辑的时钟。
没有回复内容