​[VA INTERNAL ERROR-1000] …/BuildEfinity/rushc/customer/Efinix/src/util/EfxUtil.cpp at line 1162 0 != outNet “”-易灵思(Elitestek)社区-FPGA CPLD-ChipDebug

​[VA INTERNAL ERROR-1000] …/BuildEfinity/rushc/customer/Efinix/src/util/EfxUtil.cpp at line 1162 0 != outNet “”

​(1)[VA INTERNAL ERROR-1000] FILE C:/swtools/MinGW/msys/1.0/home/jenkins/workspace/BuildEfinity/rushc/customer/Efinix/src/util/EfxUtil.cpp at line 1162 0 != outNet “”

 

错误原因:信号的输入输出方向定义反了。在应用中把输出定义成了输入

input  wire   dout_ready,
请登录后发表评论

    没有回复内容