LogICORIP IP极光64 B66 B V8.0 Verilog实例化从大写变为小写-Xilinx-AMD社区-FPGA CPLD-ChipDebug