2015.4 Vivado HLS  –  ***。h:193:7:错误:在数字常量之前预期不合格的id-Xilinx-AMD社区-FPGA CPLD-ChipDebug