altera_xcvr_custom：phy_inst | av_xcvr_custom_nr：A5 | * | avmm_interface_insts [0] .av_hssi_avmm interface_inst~BURIED_ASYNC_DATA_OUTAltera_wiki6年前发布310该帖子内容已隐藏，请评论后查看登录后继续评论登录注册FPGA-CPLDHSIOIntel/AlteraSoCs
![altera_xcvr_custom：phy_inst | av_xcvr_custom_nr：A5 | * | avmm_interface_insts [0] .av_hssi_avmm interface_inst~BURIED_ASYNC_DATA_OUT-Altera-Intel论坛-FPGA CPLD-ChipDebug](https://chipdebug.com/wp-content/uploads/2022/08/a681252a5f223945.png)
没有回复内容