INTEL-ALTERA FPGA VIP 全家桶示例,完整展示了VIP alvon的各种用法-FPGA CPLD资料源码分享社区-FPGA CPLD-ChipDebug

INTEL-ALTERA FPGA VIP 全家桶示例,完整展示了VIP alvon的各种用法

该帖子部分内容已隐藏
付费阅读
10积分
The UHD HDMI 2.0 Video Format Conversion Design Example requires the following hardware: • Intel Arria 10 GX FPGA Development Kit, including the DDR4 Hilo Daughter Card • Bitec HDMI 2.0 FMC daughter card (revision 11) • HDMI 2.0 source that produces up to 3840x2160p60 video without HDCP encryption • HDMI 2.0 sink that displays up to 3840x2160p60 video • Intel recommends the use of VESA certified HDMI 2.0 cables. The design version requires the following software: • Windows or Linux OS • The Intel Quartus Prime Pro Design Suite v20.4 that includes: — Intel Quartus Prime Pro Edition — Platform Designer — Nios II EDS — Intel FPGA IP Library (including the Video and Image Processing Suite) The design only works with this version of Intel Quartus Prime.

UHD HDMI 2.0 Video Format  Conversion Design Example

搭建编译有点复杂,自己看文档吧,自从INTEL收购altera之后改名为INTEL PSG, altera在FPGA市场跟INTEL一样一直在走下坡路。

9b28c5fbfb155343

请登录后发表评论

    没有回复内容