最全 Modelsim 学习资料集分享1

PCIE协议和mindshare

USB 资源文档分享–PIPE协议及标准规范及Mindshare

最全的FPGA接口协议spec和数字设计书籍分享18

基于FPGA的运动目标识别与追踪(包含源码)

Synopsys VIP 分享

华为Synplify快速入门.pdf

LTPI协议相关文档分享

一个基于xilinx Artix7 实现的全开源的PCIE项目,

全网最全PCIE学习资料免费分享,FPGA实现PCIE必读文档!

我收集的DRAM资料,含美光提供的SDRAM控制器源码

基于xilinx FPGA的DDS 256 工程分享

CXL2.0 spec pdf 协议免费分享1

时序分析相关书籍6

VHDL优秀电子书籍分享(补发)7

分享一本书《FPGA设计的实战演练 高级技巧篇.pdf》1

FPGA设计实战演练(逻辑篇)+ FPGA设计实战演练(高级技巧篇)PDF免费下载

数字 IC 设计领域的书籍、工具、脚本推荐1

FPGA设计实战演练 逻辑篇 pdf1

FPGA英文电子书(补发)10

FPGA轻松实现高分辨率DDS的verilog源码分享7

Xilinx的IP:1024点FFT快速傅立叶变换2

时序约束电子书(补发)7

Vivado、Modelsim、Matlab软件下载
