当Quartus Prime TimeQuest时序报告中显示错误的divfwdclk频率时,如何验证divfwdclk的正确频率?-Altera-Intel社区-FPGA CPLD-ChipDebug