Cyclone V SoC引脚输出表:已知问题-Altera-Intel社区-FPGA CPLD-ChipDebug