如果ALRGX_RECONFIG IP reconfig_busy信号在Arria II,Cyclone IV或Stratix IV收发器器件上保持高电平,我该怎么办?-Altera-Intel社区-FPGA CPLD-ChipDebug