Stratix IV器件中PCI Express的VHDL PIPE仿真失败-Altera-Intel社区-FPGA CPLD-ChipDebug