RapidIO II IP Core logical_transport_error,port_failed和port_degraded输入信号触发中断与否与中断使能无关-Altera-Intel社区-FPGA CPLD-ChipDebug