已解决 新手请教FPGA测量间歇性脉冲计数的思路1

FPGA学习笔记(混杂)

RS232(RS485)串口的接收

分享一些高质量的AMBA(APB/AHB/AXI) VIP17

Synopsys验证VIP学习笔记(1)Memory模型用法

Synopsys验证VIP学习笔记(3)总线事务的配置和约束

FPGA中如何设计一个小cache(一)2

vcs -fgp 仿真加速功能1

将fsdb波形中的信号值保存到TXT文档中2

已解决 关于FPGA的项目求助

FPGA实现OFDM(1)-OFDM原理33

FPGA实现OFDM(二)-整体系统框架25

Verilog中阻塞赋值和块语句及条件语句8

axi原子访问

阶乘计算的可综合verilog代码1

8b10b编码的原理1

FPGA | 深入理解复位9

32位乘法器verilog代码

FPGA-SDRAM接口设计10

二进制转BCD码模块7

VCS常用仿真选项开关及步骤总结

分享一份EDA虚拟机环境变量设置(仅供学习参考)1
