AXI4总线互联模块源码

可以在各种FPGA上运行的开源逻辑分析仪3

FPGA上开源的高性能JPEG解码器verilog源代码免费分享3

FPGA开源项目 – USB3.0回环传输测试8

在FPGA上实现轻量级的AXI-4接口的DDR3控制器开源代码2

基于FPGA的视频播放器4

开源Verilog可重用CBB模块(带仿真平台)分享

FPGA实现PID控制算法2

FPGA实现MPU6050姿态解算

FPGA实现Cordic算法求解arctanθ3

FPGA实现电机霍尔编码器模块3

FPGA实现直流电机驱动(速度位置控制)1

FPGA实现平衡小车4

FPGA实现USB转UART串口的开源代码

【开源】竖亥:实测FPGA平台上HBM的惊人带宽!23

雷达抗干扰FPGA实现(项目工程源代码免费下载)2

使用FPGA实现Sigma-Delta ADC 论文源码免费分享7

开源的ZYNQ核心板5

如何将 FPGA 变成 USB 数据采集板12

FPGA/IC优质开源项目(二)

以太网IP核代码(verilog)

FPGA/IC优质开源项目(三)AXI

FPGA/IC优质开源项目(四)Corundum4

FPGA/IC优质开源项目(七)综合1

AXI-Stream的IP核

FPGA/IC开源网站推荐
