SOC FPGA论坛首页-ChipDebug-第936页

该帖子部分内容已隐藏
付费阅读
10积分
This specification provides a flexible, low-cost, High-Speed serial interface solution for communication 287 interconnection between components inside a mobile device. Traditionally, these interfaces are CMOS 288 parallel busses at low bit rates with slow edges for EMI reasons. The D-PHY solution enables significant 289 extension of the interface bandwidth for more advanced applications. The D-PHY solution can be realized 290 with very low power consumption.
该帖子内容已隐藏,请登录后查看

登录后继续查看

该帖子内容已隐藏,请登录后查看

登录后继续查看

该帖子内容已隐藏,请登录后查看

登录后继续查看

该帖子内容已隐藏,请登录后查看

登录后继续查看

该帖子内容已隐藏,请评论后查看

登录后继续评论

该帖子内容已隐藏,请评论后查看

登录后继续评论

该帖子内容已隐藏,请登录后查看

登录后继续查看

该帖子内容已隐藏,请登录后查看

登录后继续查看

该帖子内容已隐藏,请评论后查看

登录后继续评论