SOC FPGA论坛首页-ChipDebug-第5页

该帖子部分内容已隐藏
付费阅读
10积分
The UHD HDMI 2.0 Video Format Conversion Design Example requires the following hardware: • Intel Arria 10 GX FPGA Development Kit, including the DDR4 Hilo Daughter Card • Bitec HDMI 2.0 FMC daughter card (revision 11) • HDMI 2.0 source that produces up to 3840x2160p60 video without HDCP encryption • HDMI 2.0 sink that displays up to 3840x2160p60 video • Intel recommends the use of VESA certified HDMI 2.0 cables. The design version requires the following software: • Windows or Linux OS • The Intel Quartus Prime Pro Design Suite v20.4 that includes: — Intel Quartus Prime Pro Edition — Platform Designer — Nios II EDS — Intel FPGA IP Library (including the Video and Image Processing Suite) The design only works with this version of Intel Quartus Prime.
该帖子内容已隐藏,请评论后查看

登录后继续评论

热门评论
chipdebug的头像-ChipDebugchipdebug徽章-创作大使-ChipDebug等级-LV3-ChipDebug作者超级版主0

1.Xilinx ISE 查看子模块资源消耗(我的是14.7,可能跟你的版本略有差异)
先选中顶层,然后在流程的MAP这里右键打开属性对话框,勾上detail, 然后在报告的13项里面查看
Xilinx ISE 查看子模块资源消耗.jpg

FhJBjTQ8HytkYWjdFhQmtB4sM_a6.jpg

2.xilinx有一个专门的文档工具,在这里
https://www.xilinx.com/support/documentation-navigation/overview.html

该帖子部分内容已隐藏
付费阅读
已售 2
3积分
此内容为付费阅读,请付费后查看